4.7 Article

Background calibration with piecewise linearized error model for CMOS pipeline A/D converter

相关参考文献

注意:仅列出部分参考文献,下载原文获取全部文献信息。
Article Engineering, Electrical & Electronic

Digital background calibration of capacitor-mismatch errors in pipelined ADCs

Mohammad Taherzadeh-Sani et al.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2006)

Article Engineering, Electrical & Electronic

GBOPCAD: A synthesis tool for high-performance gain-boosted opamp design

J Yuan et al.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2005)

Article Engineering, Electrical & Electronic

A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration

CR Grace et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2005)

Article Engineering, Electrical & Electronic

A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration

XY Wang et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2004)

Article Engineering, Electrical & Electronic

A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification

B Murmann et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2003)

Article Engineering, Electrical & Electronic

A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter

SYS Chuang et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2002)