相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。An LDPC decoder chip based on self-routing network for IEEE 802.16e applications
Chih-Hao Liu et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2008)
An 8.29 mm2 52 mW multi-mode LDPC decoder design for mobile WiMAX system in 0.13 μm CMOS process
Xin-Yu Shih et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2008)
Efficient serial message-passing schedules for LDPC decoding
Eran Sharon et al.
IEEE TRANSACTIONS ON INFORMATION THEORY (2007)
Low-complexity high-speed decoder design for quasi-cyclic LDPC codes
Zhongfeng Wang et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2007)
Loosely coupled memory-based decoding architecture for low density parity check codes
Se-Hyeon Kang et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2006)
Reduced-complexity decoding of LDPC codes
JH Chen et al.
IEEE TRANSACTIONS ON COMMUNICATIONS (2005)
Shuffled iterative decoding
JT Zhang et al.
IEEE TRANSACTIONS ON COMMUNICATIONS (2005)
Quasi-cyclic low-density parity-check codes from circulant permutation matrices
MPC Fossorier
IEEE TRANSACTIONS ON INFORMATION THEORY (2004)
High-throughput LDPC decoders
MM Mansour et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2003)
A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder
AJ Blanksby et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2002)
VLSI architectures for iterative decoders in magnetic recording channels
E Yeo et al.
IEEE TRANSACTIONS ON MAGNETICS (2001)
Design of capacity-approaching irregular low-density parity-check codes
TJ Richardson et al.
IEEE TRANSACTIONS ON INFORMATION THEORY (2001)
Efficient erasure correcting codes
MG Luby et al.
IEEE TRANSACTIONS ON INFORMATION THEORY (2001)