期刊
IEEE JOURNAL OF SOLID-STATE CIRCUITS
卷 49, 期 4, 页码 896-907出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/JSSC.2013.2292055
关键词
Associative computing; hardware accelerator; ternary content addressable memory ( TCAM); phase change memory ( PCM); nonvolatile; search engine; encoding; self-referenced sensing; matchline compensation; packet classification; intrusion detection.
This work demonstrates the first fabricated 1 Mb nonvolatile TCAM using 2-transistor/2-resistive-storage ( 2T-2R) cells to achieve > 10x smaller cell size than SRAM-based TCAMs at the same technology node. The test chip was designed and fabricated in IBM 90 nm CMOS technology and mushroom phase-change memory ( PCM) technology. The primary challenge for enabling reliable array operation with such aggressive cell is presented, namely, severely degraded sensing margin due to significantly lower ON/OFF ratio of resistive memories (similar to 10(2) for PCM) than that of traditional MOSFETs (> 105). To address this challenge, two enabling techniques were developed and implemented in hardware: 1) two-bit encoding and 2) a clocked self-referenced sensing scheme ( CSRSS). In addition, the two-bit encoding can also improve algorithmic mapping by effectively compressing TCAM entries. The 1 Mb chip demonstrates reliable low voltage search operation ( VDDmin similar to 750 mV) and a match delay of 1.9 ns under nominal operating conditions.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据