4.6 Article Proceedings Paper

A Battery-Powered Activity-Dependent Intracortical Microstimulation IC for Brain-Machine-Brain Interface

期刊

IEEE JOURNAL OF SOLID-STATE CIRCUITS
卷 46, 期 4, 页码 731-745

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/JSSC.2011.2108770

关键词

Activity-dependent microstimulation; brain-machine-brain interface; intracortical microstimulation; neural recording; neurostimulation; spike discrimination; system-on-chip

资金

  1. Department of Defense [W81XWH-08-1-0168]
  2. American Heart Association [09BGIA2280495]

向作者/读者索取更多资源

This paper describes an activity-dependent intracortical microstimulation (ICMS) system-on-chip (SoC) that converts extracellular neural spikes recorded from one brain region to electrical stimuli delivered to another brain region in real time in vivo. The 10.9-mm(2) SoC incorporates two identical 4-channel modules, each comprising an analog recording front-end with total input noise voltage of 3.12 mu V-rms and noise efficiency factor (NEF) of 2.68, 5.9-mu W 10-bit successive approximation register analog-to-digital converters (SAR ADCs), 12.4-mu W digital spike discrimination processor, and a programmable constant-current microstimulating back-end that delivers up to 94.5 mu A with 6-bit resolution to stimulate the cortical tissue when triggered by neural activity. For autonomous operation, the SoC also integrates biasing and clock generation circuitry, frequency-shift-keyed (FSK) transmitter at 433 MHz, and dc-dc converter that generates a power supply of 5.05 V for the microstimulating back-end from a single 1.5-V battery. Measured results from electrical performance characterization and biological experiments with anesthetized rats are presented from a prototype chip fabricated in AMS 0.35 mu m two-poly four-metal (2P/4M) CMOS. A noise analysis for the selected low-noise amplifier (LNA) topology is presented that obtains a minimum NEF of 2.33 for a practical design given the technology parameters and power supply voltage. Future considerations in the SoC design with respect to silicon area and power consumption when increasing the number of channels are also discussed.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.6
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据