4.6 Article

Identifying the First Layer to Fail in Dual-Layer SiOx/HfSiON Gate Dielectric Stacks

期刊

IEEE ELECTRON DEVICE LETTERS
卷 34, 期 10, 页码 1289-1291

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LED.2013.2275182

关键词

High-k dielectric stacks; interfacial layer; reliability; soft breakdown; thermo-chemical model; time-dependent dielectric breakdown (TDDB)

资金

  1. SUTD Research Grant [SRG ASPE 2010 004]

向作者/读者索取更多资源

We use the thermo-chemical model of bond breakage to investigate the degradation occurring in dual-layer SiOx/HfSiON gate dielectric stacks during low-compliance soft breakdown (BD) experiments, with the ultimate goal of identifying the first layer that degrades. Time-dependent dielectric breakdown experiments reveal that the degradation of conventional SiON and SiOx/HfSiON dielectric stacks have the same kinetics, i.e., activation energy and field acceleration factor. This finding, supported by physics-based BD simulations, shows that the degradation in SiOx/HFSiON stacks is governed by the defect generation in the silicon oxide interfacial layer, which is the first that degrades in the multilayer stack.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.6
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据