4.6 Article

Nonvolatile Poly-Si TFT Charge-Trap Flash Memory With Engineered Tunnel Barrier

期刊

IEEE ELECTRON DEVICE LETTERS
卷 33, 期 2, 页码 170-172

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LED.2011.2177060

关键词

High-k; poly-Si thin-film transistor (TFT); system on panel (SOP); TFT; tunnel barrier engineered; VARIOT type

资金

  1. National Research Foundation of Korea
  2. Ministry of Education, Science and Technology [2011-0004972]

向作者/读者索取更多资源

Tunnel-barrier-engineered thin-film transistor (TFT) memory (TBE-TFT memory) devices on glass substrates were fabricated using low-temperature processes. An amorphous silicon film on the glass substrate was crystallized using excimer laser annealing for system-on-panel applications. The engineered tunnel barrier of VARIOT type (SiO2/Si3N4/SiO2) with a high-k HfO2 charge-trapping layer and an Al2O3 blocking layer was applied to TBE-TFT memory devices in order to enhance the memory performance of TBE-TFT memory devices. As a result, the poly-Si TFT charge-trap Flash memory with an engineered tunnel barrier exhibited excellent memory characteristics, such as large memory window (9.5 V), long retention time, and endurance.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.6
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据