期刊
IEEE ELECTRON DEVICE LETTERS
卷 32, 期 9, 页码 1236-1238出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LED.2011.2161258
关键词
Inverters; LTPS; oxide thin-film transistor (TFT); TFTs; 3-D
We have successfully fabricated a novel 3-D vertically stacked complementary metal-oxide-semiconductor hybrid inverter using a lower p-type poly-Si thin-film transistor (TFT) and an upper n-type amorphous Ga-In-Zn-O (a-GIZO) TFT. The device was fabricated step by step, starting from the fabrication of the lower poly-Si TFT via a high-temperature process to the fabrication of the upper a-GIZO TFT via a low-temperature process; this was done to prevent damage to the TFTs and to optimize their characteristics. The entire process was further simplified by the coplane gate structure that allows successive formation of the a-GIZO TFT on the poly-Si TFT. The transfer characteristics show clear inverter actions, indicating high performances of the TFTs.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据