Journal
ELECTRONICS LETTERS
Volume 45, Issue 7, Pages 374-375Publisher
INST ENGINEERING TECHNOLOGY-IET
DOI: 10.1049/el.2009.0153
Keywords
-
Categories
Ask authors/readers for more resources
An RF energy scavenging circuit implementing a power matched Villard voltage doubler followed by a switched capacitor DC-DC converter for scavenging ultra-low RF power levels (< -20 dBm) is presented. Measurement results for the circuit, fabricated in a 130 nm CMOS process, show that 1V can be generated across a 5 M Omega load from as little as -25.5 dBm of input RF energy at 2.2 GHz. This represents a 9.5 dB improvement, over the measured sensitivity of our RF energy scavenging circuit without the use of a switched capacitor DC-DC converter stage.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available