Journal
IBM JOURNAL OF RESEARCH AND DEVELOPMENT
Volume 46, Issue 2-3, Pages 235-244Publisher
IBM CORP
DOI: 10.1147/rd.462.0235
Keywords
-
Ask authors/readers for more resources
The scaling of CMOS technology has progressed rapidly for three decades, but may soon come to an end because of power-dissipation constraints. The primary problem is static power dissipation, which is caused by leakage currents arising from quantum tunneling and thermal excitations. The details of these effects, along with other scaling issues, are discussed in the context of their dependence on application. On the basis of these considerations, the limits of CMOS scaling are estimated for various application scenarios.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available