Journal
MATERIALS TODAY
Volume 9, Issue 6, Pages 32-40Publisher
ELSEVIER SCI LTD
DOI: 10.1016/S1369-7021(06)71541-3
Keywords
-
Categories
Ask authors/readers for more resources
Scaling of the gate stack has been a key to enhancing the performance of complementary meta I-oxide-semiconductor (CMOS) field-effect transistors (FETs) of past technology generations. Because the rate of gate stack scaling has diminished in recent years, the motivation for alternative gate stacks or novel device structures has increased considerably. Intense research during the last decade has led to the development of high dielectric constant (k) gate stacks that match the performance of conventional SiO2-based gate dielectrics. However, many challenges remain before alternative gate stacks can be introduced into mainstream technology. We review the current status of and challenges in gate stack research for planar CMOS devices and alternative device technologies to provide insights for future research.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available