Journal
IEEE TRANSACTIONS ON ADVANCED PACKAGING
Volume 23, Issue 2, Pages 198-205Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/6040.846634
Keywords
CSP; wafer level CSP
Ask authors/readers for more resources
Several wafer level chip scale package (WLCSP) technologies have been developed which generate fully packaged and tested chips on the wafer prior to dicing, Many of these technologies are based on simple peripheral pad redistribution technology followed by attachment of 0.3-0.5 mm solder balls. The larger standoff generated by these solder balls result in better reliability for the WLCSP's when underfill is not used than for equivalent flip chip parts, Rambus(TM) RDRAM and integrated passives are two applications that should see nide acceptance of WLCSP packages.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available