Journal
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT
Volume 518, Issue 1-2, Pages 532-536Publisher
ELSEVIER SCIENCE BV
DOI: 10.1016/j.nima.2003.11.078
Keywords
trigger; data acquisition; real time pattern recognition; tracking; position-sensitive detectors
Ask authors/readers for more resources
The Collider Detector at Fermilab (CDF) experiment's Silicon Vertex Trigger (SVT) is a system of 150 custom 9U VME boards that reconstructs axial tracks in the CDF silicon strip detector in a 15 mus pipeline. SVT's 35 mum impact parameter resolution enables CDF's Level 2 trigger to distinguish primary and secondary particles, and hence to collect large samples of hadronic bottom and charm decays. We review some of SVT's key design features. Speed is achieved with custom VLSI pattern recognition, linearized track fitting, pipelining, and parallel processing. Testing and reliability are aided by built-in logic state analysis and test-data sourcing at each board's input and output, a common interboard data link, and a universal Merger board for data fan-in/fan-out. Speed and adaptability are enhanced by use of modern FPGAs. (C) 2003 Elsevier B.V. All rights reserved.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available