Related references
Note: Only part of the references are listed.Reliability Challenges for CMOS Technology Qualifications With Hafnium Oxide/Titanium Nitride Gate Stacks
Andreas Kerber et al.
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2009)
SiO2 interfacial layer as the origin of the breakdown of high-k dielectrics stacks
M. Rafik et al.
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B (2009)
Smart TDDB algorithm for investigating degradation in high-κ gate dielectric stacks under constant voltage stress
Chadwin D. Young et al.
MICROELECTRONIC ENGINEERING (2009)
The radial distribution of defects in a percolation path
X. Li et al.
APPLIED PHYSICS LETTERS (2008)
Bilayer gate dielectric study by scanning tunneling microscopy
Y. C. Ong et al.
APPLIED PHYSICS LETTERS (2007)
Charge trapping and dielectric relaxation in connection with breakdown of high-k gate dielectric stacks
Wen Luo et al.
APPLIED PHYSICS LETTERS (2006)
High dielectric constant gate oxides for metal oxide Si transistors
J Robertson
REPORTS ON PROGRESS IN PHYSICS (2006)
A model of the stress induced leakage current in gate oxides
L Larcher et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2001)