Journal
APPLIED PHYSICS LETTERS
Volume 92, Issue 20, Pages -Publisher
AMER INST PHYSICS
DOI: 10.1063/1.2928234
Keywords
-
Categories
Funding
- Direct For Mathematical & Physical Scien
- Division Of Materials Research [0748910] Funding Source: National Science Foundation
Ask authors/readers for more resources
We developed a multilevel lithography process to fabricate graphene p-n-p junctions with contactless, suspended top gates. This fabrication procedure minimizes damage or doping to the single atomic layer, which is only exposed to conventional resists and developers. The process does not require special equipment for depositing gate dielectrics or releasing sacrificial layers, and is compatible with annealing procedures that improve device mobility. Using this technique, we fabricate graphene devices with suspended local top gates, where the creation of high quality graphene p-n-p junctions is confirmed by transport data at zero and high magnetic fields. (C) 2008 American Institute of Physics.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available