Journal
NANOTECHNOLOGY
Volume 16, Issue 6, Pages 888-900Publisher
IOP PUBLISHING LTD
DOI: 10.1088/0957-4484/16/6/045
Keywords
-
Ask authors/readers for more resources
This paper describes a digital logic architecture for 'CMOL: hybrid circuits which combine a semiconductor-transistor (CMOS) stack and two levels of parallel nanowires, with molecular-scale nanodevices formed between the nanowires at every crosspoint. This cell-based, field-programmable gate array (FPGA)-like architecture is based on a uniform, reconfigurable CMOL fabric, with four-transistor CMOS cells and two-terminal nanodevices ('latching switches'). The switches play two roles: they provide diode-like I-V curves for logic circuit operation, and allow circuit mapping on CMOL fabric and its reconfiguration around defective nanodevices. Monte Carlo simulations of two simple circuits (a 32-bit integer adder and a 64-bit full crossbar switch) have shown that the reconfiguration allows one to increase the circuit yield above 99 % at the fraction of bad nanodevices above 20 %. Estimates have shown that at the same time the circuits may have extremely high density (approximately 500 times higher than that of the usual CMOS FPGAs with the same design rules), while operating at higher speed at acceptable power consumption.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available