Journal
MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY
Volume 135, Issue 3, Pages 272-276Publisher
ELSEVIER SCIENCE SA
DOI: 10.1016/j.mseb.2006.08.018
Keywords
metal-oxide-semiconductor structures; oxidation; surface and interface states; gallium arsenide; indium arsenide
Ask authors/readers for more resources
To reduce density of interface states and avoid Fermi level pinning at the III-V-high-k interface we employed an amorphous Si interface passivation layer (a-Si IPL) in situ deposited on top of GaAs or InGaAs MOSFET channels grown by molecular beam epitaxy. The high-k gate stack was further fabricated ex situ on top of the IPL with HfO2 dielectric and TaN metal gate. Combination of transmission electron microscopy, X-ray photoelectron spectroscopy and capacitance-voltage methods was applied to the samples with various IPL thicknesses to study correlations of the interface structure and its chemistry with the formation/passivation of interface states. An unpinned Fermi level is demonstrated on both GaAs and InGaAs wafers when Si IPL is partially oxidized, corresponding to the minimum thickness of the a-Si IPL of 1.5 um. Thermal stability of the gate stack up to 750 degrees C was demonstrated, making it appropriate for Si implant activation within MOSFET technology. Both depletion mode and enhancement mode n-channel MOSFETs were demonstrated with transconductance 0.27 mS/mm for 100 mu m-long channel and channel electron mobility as high as 1100 cm(2)/V S. (c) 2006 Elsevier B.V. All rights reserved.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available