4.3 Article Proceedings Paper

Device structures and carrier transport properties of advanced CMOS using high mobility channels

Journal

SOLID-STATE ELECTRONICS
Volume 51, Issue 4, Pages 526-536

Publisher

PERGAMON-ELSEVIER SCIENCE LTD
DOI: 10.1016/j.sse.2007.02.017

Keywords

MOSFET; mobility; strain; SiGe; Ge; III-V semiconductors

Ask authors/readers for more resources

Mobility enhancement technologies have currently been recognized as mandatory for future scaled MOSFETs. In this paper, the recent mobility enhancement technologies including application of strain and new channel materials such as SiGe, Ge and III-V materials are reviewed. These carrier transport enhancement technologies can be classified into three categories; global enhancement techniques, local enhancement techniques and global/local-merged techniques. We present our recent results on MOSFETs using these three types of the technologies with an emphasis on the global strained-Si/SiGe/Ge substrates and the combination with the local techniques. Finally, issues on device structures merged with Ill-V materials are briefly described. (c) 2007 Elsevier Ltd. All rights reserved.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.3
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available