Journal
IEEE JOURNAL OF SOLID-STATE CIRCUITS
Volume 42, Issue 10, Pages 2161-2168Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/JSSC.2007.905237
Keywords
ADC; energy efficient; low power; low supply voltage; mu W design; successive approximation
Categories
Ask authors/readers for more resources
An 8-bit successive approximation (SA) analog-to-digital converter (ADC) in 0.18 mu m CMOS dedicated for energy-limited applications is presented. The SA ADC achieves a wide effective resolution bandwidth (ERBW) by applying only one bootstrapped switch, thereby preserving the desired low power characteristic. Measurement results show that at a supply voltage of 0.9 V and an output rate of 200 kS/s, the SA ADC performs a peak signal-to-noise-and-distortion ratio of 47.4 dB and an ERBW up to its Nyquist bandwidth (100 kHz). It consumes 2.47 mu W in the test, corresponding to a figure of merit of 65 fJ/conversion-step.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available