4.8 Article

Reduced Graphene Oxide Electrodes for Large Area Organic Electronics

Journal

ADVANCED MATERIALS
Volume 23, Issue 13, Pages 1558-1562

Publisher

WILEY-V C H VERLAG GMBH
DOI: 10.1002/adma.201004161

Keywords

-

Funding

  1. UK Engineering and Physical Sciences Research Council (EPSRC) [EP/F023200, EP/F061757]
  2. Royal Society
  3. Research Councils UK (RCUK)
  4. Center for Advanced Structural Ceramics (CASC) at Imperial College London
  5. Engineering and Physical Sciences Research Council [EP/F061757/1] Funding Source: researchfish
  6. EPSRC [EP/F061757/1] Funding Source: UKRI

Ask authors/readers for more resources

Interlayer lithography is used to pattern highly conductive, solution-processed, reduced graphene oxide source and drain electrodes down to 10 mu m gaps. These patterned electrodes allow the fabrication of high-performance organic thin-film transistors and complementary circuits. The method offers a viable route towards organic electronics fabricated entirely by solution processing.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.8
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available