Journal
JOURNAL OF LOW POWER ELECTRONICS
Volume 6, Issue 1, Pages 218-226Publisher
AMER SCIENTIFIC PUBLISHERS
DOI: 10.1166/jolpe.2010.1073
Keywords
Alpha Particles; Atmospheric Neutrons; Design for Reliability; Design for Soft Error Mitigation; Fault Tolerant Design; Single-Event Transients; Single-Event Upsets; Soft Errors; Static Latch; Hardened Latch; Reliability
Categories
Funding
- SRC [2008-HJ-1799]
Ask authors/readers for more resources
This paper presents a low-power soft-error hardened pulsed latch suitable for reliable circuit operation. The proposed circuit is aimed to tackle the particle hit effect on the internal nodes and on the external logic, simultaneously. The hardening method is based on redundant feedback loop to protect internal nodes, and transmission gate and Schmitt-trigger circuit to filter out transient resulting from combinational logic. The proposed circuit has less timing overhead and negative setup time. The HSPICE post-layout simulation in 90 nm CMOS technology reveals that circuit is able to recover from almost any single particle strike on internal nodes and tolerates input transients up to 130 ps of duration.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available