Journal
ACS NANO
Volume 2, Issue 9, Pages 1789-1798Publisher
AMER CHEMICAL SOC
DOI: 10.1021/nn800025q
Keywords
nanotechnology; complementary circuits; nanowire; field effect transistors; circuit simulations
Categories
Funding
- NSF [CCF-0541461]
- MARCO Center for Advanced Materials and Devices
- MITRE Corporation
- Intel Foundation
Ask authors/readers for more resources
Complementary symmetry (CS) Boolean logic utilizes both p- and in-type field -effect transistors (FETs) so that an input logic voltage signal will turn one or more p- or n-type FETs on, while turning an equal number of n- or p-type FETs off. The voltage powering the circuit is prevented from having a direct pathway to ground, making the circuit energy efficient. CS circuits are thus attractive for nanowire logic, although they are challenging to implement. CS logic requires a relatively large number of FETs per logic gate, the output logic levels must be fully restored to the input logic voltage level, and the logic gates must exhibit high gain and robust noise margins. We report on CS logic circuits constructed from arrays of 16 nm wide silicon nanowires. Gates up to a complexity of an XOR gate (6 p-FETs and 6 n-FETs) containing multiple nanowires per transistor exhibit signal restoration and can drive other logic gates, implying that large scale logic can be implemented using nanowires. In silico modeling of CS inverters, using experimentally derived look-up tables of individual FET properties, is utilized to provide feedback for optimizing the device fabrication process. Based upon this feedback, CS inverters with a gain approaching 50 and robust noise margins are demonstrated. Single nanowire-based logic gates are also demonstrated, but are found to exhibit significant device-to-device fluctuations.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available