Journal
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY
Volume 6, Issue 1, Pages 41-48Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/JEDS.2017.2764678
Keywords
Negative capacitance; ferroelectrics; hysteresis; subthreshold swing; MOSFET
Categories
Funding
- National Natural Science Foundation of China [61534004, 61604112, 61622405]
Ask authors/readers for more resources
We experimentally demonstrate that hysteresis of negative capacitance (NC) Ge pFETs is reduced through modulating the ferroelectric properties in HfZrOx (HZO) by changing the post annealing temperature. As annealing temperature varies from 350 degrees C to 450 degrees C, HZO exhibits a significant increasing in the ratio of remnant polarization P-r to coercive field E-c, which results in the improvement of the magnitude of ferroelectric NC C-FE, therefore contributing to the reduction of hysteresis of the ferroelectric NC Ge transistors. It is also reported that the NC Ge transistor annealed at 450 degrees C has a small hysteresis of 0.10 V, and achieves the improved SS and I-DS compared to control device without HZO.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available