4.6 Article

Highly Stable, High Mobility Al:SnZnInO Back-Channel Etch Thin-Film Transistor Fabricated Using PAN-Based Wet Etchant for Source and Drain Patterning

Journal

IEEE TRANSACTIONS ON ELECTRON DEVICES
Volume 62, Issue 11, Pages 3653-3657

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TED.2015.2479592

Keywords

Aluminum-doped tin-zinc-indium oxide (ATZIO); backchannel etch thin-film transistor (BCE-TFT); high mobility; high stability; phosphoric acid, acetic acid and nitric acid (PAN) etchant for source/drain (SD)

Funding

  1. Information Technology Research and Development Program through the Ministry of Knowledge and Economy/Korea Evaluation Institute of Industrial Technology [10041837]
  2. Institute for Information & communications Technology Promotion through the Korean Government within the Ministry of Science, ICT and Future Planning [10041416, B0101-15-0133]
  3. Korea Evaluation Institute of Industrial Technology (KEIT) [10041837] Funding Source: Korea Institute of Science & Technology Information (KISTI), National Science & Technology Information Service (NTIS)
  4. Ministry of Public Safety & Security (MPSS), Republic of Korea [B0101-15-0133] Funding Source: Korea Institute of Science & Technology Information (KISTI), National Science & Technology Information Service (NTIS)

Ask authors/readers for more resources

We report the electrical characteristics of backchannel etch (BCE) metal-oxide-semiconductor thin-film transistor (TFT) comprised of aluminum-doped tin-zinc-indium oxide (ATZIO). It has high etch selectivity in wet chemical etchants, which consist of H3PO4, CH3COOH, and HNO3. This is contrary to the conventional metal-oxide-semiconductors of indium-gallium-zinc oxides, which are highly soluble in the acidic chemicals. As a result, no etch stop layer is needed to protect the backchannel from the wet etchant damage during the source and drain patterning in the bottom-gate-staggered TFT structure. This provides the possibility of oxide TFT fabrication process made as simple as that of the current amorphous silicon TFT using three or four photomasks with short channel length and less parasitic capacitance. The electrical characteristics of our ATZIO BCE-TFTs have the mobility of 21.4 cm(2)/V.s, subthreshold swing (S. S) of 0.11 V/decade, and threshold voltage of 0.8 V. In spite of the BCE structure, they have excellent stability against bias temperature stress, which shows the threshold voltage shifts of +0.75 V and -0.51 V under the prolonged positive (+20 V) and negative (-20 V) gate bias stresses for 10 000 s at 60 degrees C, respectively.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available