Journal
IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS
Volume 9, Issue 3, Pages 370-376Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TBCAS.2014.2346761
Keywords
Cardiovascular monitoring; electrocardiogram; heart rate; motion artifacts; wearable sensor
Funding
- MIT Medical Electronic Device Realization Center (MEDRC)
Ask authors/readers for more resources
An ASIC for wearable cardiovascular monitoring is implemented using a topology that takes advantage of the electrocardiogram's (ECG) waveform to replace the traditional ECG instrumentation amplifier, ADC, and signal processor with a single chip solution. The ASIC can extract heartbeat timings in the presence of baseline drift, muscle artifact, and signal clipping. The circuit can operate with ECGs ranging from the chest location to remote locations where the ECG magnitude is as low as 30 mu V. Besides heartbeat detection, a midpoint estimation method can accurately extract the ECG R-wave timing, enabling the calculations of heart rate variability. With 58 nW of power consumption at 0.8 mu V supply voltage and 0.76 mm(2) of active die area in standard 0.18 m CMOS technology, the ECG ASIC is sufficiently low power and compact to be suitable for long term and wearable cardiovascular monitoring applications under stringent battery and size constraints.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available