Application of calendering for improving the electrical characteristics of a printed top-gate, bottom-contact organic thin film transistors

Interface between the channel and the gate dielectric of organic thin film transistors (OTFTs) needs to be smoothed in order to improve the electrical characteristics. In this study, an optimized calendering process was proposed to improve the surface roughness of the channel. Top-gate, bottom-contact structural p-type OTFT samples were fabricated using roll-to-roll gravure printing (source/drain, channel), spin coating (gate dielectric), and inkjet printing (gate electrode). The calendering process was optimized using the grey-based Taguchi method. The channel surface roughness and electrical characteristics of calendered and non-calendered samples were measured and compared. As a result, the average improvement in the surface roughness of the calendered samples was 26.61%. The average on-off ratio and field-effect mobility of the calendered samples were 3.574 x 10(4) and 0.1113 cm(2)V(-1) s(-1), respectively, which correspond to the improvements of 16.72 and 10.20%, respectively. (C) 2018 The Japan Society of Applied Physics