4.4 Article

A rail-to-rail low-power latch comparator with time domain bulk-tuned offset cancellation for low-voltage applications

Journal

Publisher

WILEY
DOI: 10.1002/cta.2526

Keywords

bulk driven; comparator; dynamic level shifter; low power; offset cancellation; rail to rail

Ask authors/readers for more resources

Low-voltage high-precision comparators are the main building blocks of many low-power mixed-mode electronic devices. In this paper, a rail-to-rail high-precision comparator is introduced. The proposed comparator uses 2 parallel input P-type metal-oxide-semiconductor pairs with a dynamic level shifter to ensure rail-to-rail operation. Moreover, the proposed circuit incorporates a rail-to-rail offset cancellation circuit. The offset cancellation circuit works based on a time domain bulk-tuned negative feedback loop. The proposed comparator and offset cancellation circuits are designed to work correctly when the input common mode voltage varies from rail to rail. The rail-to-rail scheme allows the use of the proposed comparator in nanometer technologies, where the acceptable input range is limited. The proposed circuit was simulated in a standard 180nm complementary metal-oxide-semiconductor technology, and the results proved the rail-to-rail comparison ability in addition to the rail-to-rail offset cancellation function. The overall power consumption of the comparator was only increased by 11% compared with the conventional non-rail-to-rail approach. The maximum clock frequency of the proposed circuit is 833MHz, which is slightly more than its counterpart at similar operation conditions.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.4
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available