Journal
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
Volume 65, Issue 4, Pages 1224-1233Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCSI.2017.2743045
Keywords
Memory; sense amplifier; MRAM; non-volatile memory (NVM)
Categories
Funding
- U.S.-Israel Binational Science Foundation [2012169]
- Israel Science Foundation [533/15]
Ask authors/readers for more resources
A unique readout circuit topology aimed at integration with a novel type of magnetic random access memory (MRAM) is presented. The properties of the new MRAM bitcell are introduced, and the specifics of the circuit used to interface with the CMOS circuitry are described. The noise transfer function and effectiveness of the proposed topology with its practical limitations are discussed. Post-silicon measurement results verify the validity of this topology. Integration of the proposed readout circuit with the MRAM bitcells is discussed. Measurement results show an integrated input noise of 89 mu Vrms, and reliable sensing of signal level of 1 mV.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available