Related references
Note: Only part of the references are listed.Enhanced Double Via Insertion Using Wire Bending
Kuang-Yao Lee et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2010)
New Reconfigurable Architectures for Implementing FIR Filters With Low Complexity
R. Mahesh et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2010)
Low power and high speed multiplier design with row bypassing and parallel architecture
Ko-Chi Kuo et al.
MICROELECTRONICS JOURNAL (2010)
High-performance FIR filter design based on sharing multiplication
J Park et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2003)
Reduced computational redundancy implementation of DSP algorithms using computation sharing vector scaling
K Muhammad et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2002)
Share Paper
