3.8 Proceedings Paper

Implementation of a Digitally Controlled SiC CMOS PWM Generator using a Tunable Current-Starved Delay Generator for High-Temperature Switched-Mode Regulators

Publisher

IEEE

Keywords

silicon carbide; pulse width modulation; current starved delay; comparator; high temperature testing

Funding

  1. National Science Foundation Partners for Innovation [IIP1237816, EPS-1003970]
  2. Div Of Industrial Innovation & Partnersh
  3. Directorate For Engineering [1465243] Funding Source: National Science Foundation

Ask authors/readers for more resources

This paper describes the design of a SiC pulse width modulation (PWM) signal generator in the HiTSiC (R) CMOS process from Raytheon Systems Limited. The high-temperature applications of the circuit include motor control in heavy equipment, deep earth drilling, dc-dc voltage converters and power inverters. The results presented in this paper are for the PWM circuit operating with an input clock frequency of 100 kHz and a supply voltage range of 12 to 15 V. The building blocks for the PWM include a current-starved delay generator, a comparator and XNOR gates. The delay is controlled by a 6-bit binary input that allows the user to dynamically tune the duty cycle. Experimental results show the circuit to have a tunable duty cycle between 16.3% and 84.3% at 400 degrees C.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

3.8
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available