Journal
QUANTUM SCIENCE AND TECHNOLOGY
Volume 3, Issue 2, Pages -Publisher
IOP PUBLISHING LTD
DOI: 10.1088/2058-9565/aaa645
Keywords
quantum computing; superconducting circuits; pogo pins; quantum error correction; microwave interconnects; extensible qubit architecture; qubit coherence
Funding
- IARPA [W911NF-16-1-0114-FE]
- NIST Quantum Information Initiative
Ask authors/readers for more resources
We demonstrate a pogo pin package for a superconducting quantum processor specifically designed with a nontrivial layout topology (e.g., a center qubit that cannot be accessed from the sides of the chip). Two experiments on two nominally identical superconducting quantum processors in pogo packages, which use commercially available parts and require modest machining tolerances, are performed at low temperature (10mK) in a dilution refrigerator and both found to behave comparably to processors in standard planar packages with wirebonds where control and readout signals come in from the edges. Single-and two-qubit gate errors are also characterized via randomized benchmarking, exhibiting similar error rates as in standard packages, opening the possibility of integrating pogo pin packaging with extensible qubit architectures.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available