Journal
2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS)
Volume -, Issue -, Pages 505-508Publisher
IEEE
Keywords
-
Categories
Ask authors/readers for more resources
In this communication we propose an approach for the design of CMOS amplifiers with settling-time constraints. The design approach ensures that the settling time constraint is satisfied under any statistical fluctuation of process or design parameters. The approach is validated through the design example of a three-stage CMOS amplifier.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available