4.3 Review

Three-Dimensional Integrated Circuit (3D IC) Key Technology: Through-Silicon Via (TSV)

Related references

Note: Only part of the references are listed.
Article Engineering, Manufacturing

Process Development and Optimization for 3 μm High Aspect Ratio Via-Middle Through-Silicon Vias at Wafer Level

Dingyou Zhang et al.

IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING (2015)

Article Engineering, Manufacturing

TSV Cu Filling Failure Modes and Mechanisms Causing the Failures

Jae Woong Choi et al.

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY (2014)

Article Engineering, Electrical & Electronic

Sealing Bump With Bottom-Up Cu TSV Plating Fabrication in 3-D Integration Scheme

Cheng-Hao Chiang et al.

IEEE ELECTRON DEVICE LETTERS (2013)

Article Electrochemistry

Correlation between Filled Via and Produced Cuprous Ion Concentration by Reverse Current Waveform

Taro Hayashi et al.

JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2013)

Article Electrochemistry

Quasi-Reversible Interaction of MPS and Chloride on Cu(100) Studied by In Situ STM

T. M. T. Huynh et al.

JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2013)

Article Electrochemistry

Accelerator Screening by Cyclic Voltammetry for Microvia Filling by Copper Electroplating

Yong-Da Chiu et al.

JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2013)

Article Engineering, Electrical & Electronic

Highly adhesive electroless barrier/Cu-seed formation for high aspect ratio through-Si vias

Fumihiro Inoue et al.

MICROELECTRONIC ENGINEERING (2013)

Article Electrochemistry

Inverse analysis of accelerator distribution in copper through silicon via filling

Tatsuro Matsuoka et al.

ELECTROCHIMICA ACTA (2012)

Article Engineering, Electrical & Electronic

Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer Fabrication

A. Heryanto et al.

JOURNAL OF ELECTRONIC MATERIALS (2012)

Article Engineering, Manufacturing

Effects of Slurry in Cu Chemical Mechanical Polishing (CMP) of TSVs for 3-D IC Integration

Jui-Chin Chen et al.

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY (2012)

Article Engineering, Electrical & Electronic

Investigations regarding Through Silicon Via filling for 3D integration by Periodic Pulse Reverse plating with and without additives

Lutz Hofmann et al.

MICROELECTRONIC ENGINEERING (2011)

Article Engineering, Electrical & Electronic

Reduction of defects in TSV filled with Cu by high-speed 3-step PPR for 3D Si chip stacking

Sung Chul Hong et al.

MICROELECTRONICS RELIABILITY (2011)

Article Materials Science, Multidisciplinary

Dual etch processes of via and metal paste filling for through silicon via process

Yong-Hyun Ham et al.

THIN SOLID FILMS (2011)

Article Engineering, Manufacturing

Fabrication of High Aspect Ratio TSV and Assembly With Fine-Pitch Low-Cost Solder Microbump for Si Interposer Technology With High-Density Interconnects

Aibin Yu et al.

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY (2011)

Article Electrochemistry

Accelerator Surface Phase Associated with Superconformal Cu Electrodeposition

T. P. Moffat et al.

JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2010)

Article Engineering, Electrical & Electronic

Through silicon via: From the CMOS imager sensor wafer level package to the 3D integration

Xavier Gagnard et al.

MICROELECTRONIC ENGINEERING (2010)

Article Computer Science, Hardware & Architecture

Wafer-level 3D integration technology

S. J. Koester et al.

IBM JOURNAL OF RESEARCH AND DEVELOPMENT (2008)

Article Computer Science, Interdisciplinary Applications

A hybrid multiscale kinetic Monte Carlo method for simulation of copper electrodeposition

Zheming Zheng et al.

JOURNAL OF COMPUTATIONAL PHYSICS (2008)

Article Electrochemistry

Evaluating the filling performance of a copper plating formula using a simple galvanostat method

WP Dow et al.

JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2006)

Article Electrochemistry

Influence of convection-dependent adsorption of additives on microvia filling by copper electroplating

WP Dow et al.

JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2005)

Article Engineering, Electrical & Electronic

Advanced time-multiplexed plasma etching of high aspect ratio silicon structures

MA Blauw et al.

JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B (2002)