4.5 Article

HW/SW Co-Design of the HOG algorithm on a Xilinx Zynq SoC

Journal

JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING
Volume 109, Issue -, Pages 50-62

Publisher

ACADEMIC PRESS INC ELSEVIER SCIENCE
DOI: 10.1016/j.jpdc.2017.05.005

Keywords

HOG algorithm; FPGA; Xilinx Zynq; Image processing; Real-time; HW/SW Co-Design; Human detection; SDSoC

Ask authors/readers for more resources

An accurate and fast human detection is a crucial task for a wide variety of applications such as automotive and person identification. The histogram of oriented gradients (HOG) algorithm is one of the most reliable and applied algorithms for this task However the HOG algorithm is also a compute intensive task. This paper presents three different implementations using the Zynq SoC that consists of an ARM processor and an FPGA. The first uses OpenCV functions and runs on the ARM processor. A speedup of 249 x is achieved due to several optimizations that are implemented in this OpenCV-based HOG approach. The second is a HW/SW Co-Design implemented on the ARM processor and the FPGA. The third is completely implemented on the FPGA and optimized for an FPGA implementation to achieve the highest performance for high resolution images (1920 x 1080). This implementation achieves 39.6 fps which is a speedup of 503.9x compared to the OpenCV-based approach and 2x compared to this implementation with optimizations. The HW/SW Co-Design achieves a speedup of approximately 9x compared to an original HOG implementation running on the ARM processor. 2017 Published by Elsevier Inc.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.5
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available