Journal
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
Volume 64, Issue 4, Pages 2848-2854Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TIE.2016.2555280
Keywords
Frequency estimation; grid-connected applications; phase detection; phase-locked loop (PLL); power systems; single-phase systems; synchronization
Categories
Funding
- Deanship of Scientific Research (DSR), King Abdulaziz University, Jeddah [22-135-35-HiCi]
- DSR
Ask authors/readers for more resources
The quadrature signal generation-based phase-locked loops (QSG-PLLs) are highly popular for synchronization purposes in single-phase systems. The main difference among these PLLs often lies in the technique they use for creating the fictitious quadrature signal. One of the most popular QSG approaches is delaying the original single-phase signal by a quarter of a cycle. The PLL with such QSG technique is often called the transfer delay-based PLL (TD-PLL). The TD-PLL benefits from a simple structure, rather fast dynamic response, and a good detection accuracy when the grid frequency is at its nominal value, but it suffers from a phase offset error and double-frequency oscillatory error in the estimated quantities in the presence of frequency drifts. In this paper, a simple yet effective approach to remove the aforementioned errors of the TD-PLL is proposed. The resultant PLL structure is called the adaptive TD-PLL (ATD-PLL). The stability of the ATD-PLL is evaluated by the derivation of its small-signal model. Parameter design guidelines are also presented. Finally, the effectiveness of the ATD-PLL is confirmed using numerical results.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available