Journal
2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
Volume -, Issue -, Pages -Publisher
IEEE
DOI: 10.1109/IEDM13553.2020.9371900
Keywords
-
Categories
Ask authors/readers for more resources
We report for the first time a fully 300-mm stacking-compatible capacitor-less DRAM cell with >400s retention time by integrating two IGZO-TFTs in a 2T0C configuration. We optimize the single IGZO-TFT performances by engineering the materials surrounding the IGZO layer and the transistor layout parameters. We thus introduce a novel IGZO-TFT device and demonstrate a scaled transistor (W = 70 nm, L = 45 nm) with optimal Vth reproducibility on 300-mm wafers. By integrating the IGZO-TFTs in a 2T0C configuration, we systematically assess reproducible long retention time for different transistor dimensions, thanks to the extremely low extracted IGZO-TFT off-current (similar to 3x10(-19)A/mu m).
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available