Related references
Note: Only part of the references are listed.RED: A ReRAM-Based Efficient Accelerator for Deconvolutional Computation
Ziru Li et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2020)
Efficient Implementation of 2D and 3D Sparse Deconvolutional Neural Networks with a Uniform Architecture on FPGAs
Deguang Wang et al.
ELECTRONICS (2019)
PAI-FCNN: FPGA based inference system for complex CNN models
Lixue Xia et al.
2019 IEEE 30TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2019) (2019)
Towards an Efficient Accelerator for DNN-based Remote Sensing Image Segmentation on FPGAs
Shuanglong Liu et al.
2019 29TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL) (2019)
BRein Memory: A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W
Kota Ando et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2018)
GNA: Reconfigurable and Efficient Architecture for Generative Network Acceleration
Jiale Yan et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2018)
FP-BNN: Binarized neural network on FPGA
Shuang Liang et al.
NEUROCOMPUTING (2018)
Optimizing CNN-based Segmentation with Deeply Customized Convolutional and Deconvolutional Architectures on FPGA
Shuanglong Liu et al.
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS (2018)
FCN-Engine: Accelerating Deconvolutional Layers in Classic CNN Processors
Dawen Xu et al.
2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS (2018)
GANAX: A Unified MIMD-SIMD Acceleration for Generative Adversarial Networks
Amir Yazdanbakhsh et al.
2018 ACM/IEEE 45TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA) (2018)
Quantization of Fully Convolutional Networks for Accurate Biomedical Image Segmentation
Xiaowei Xu et al.
2018 IEEE/CVF CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION (CVPR) (2018)
Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks
Yu-Hsin Chen et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2017)
SegNet: A Deep Convolutional Encoder-Decoder Architecture for Image Segmentation
Vijay Badrinarayanan et al.
IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE (2017)
On-chip Memory Based Binarized Convolutional Deep Neural Network Applying Batch Normalization Free Technique on an FPGA
Haruyoshi Yonekawa et al.
2017 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW) (2017)
The PASCAL Visual Object Classes Challenge: A Retrospective
Mark Everingham et al.
INTERNATIONAL JOURNAL OF COMPUTER VISION (2015)
Semantic object classes in video: A high-definition ground truth database
Gabriel J. Brostow et al.
PATTERN RECOGNITION LETTERS (2009)