4.1 Article Proceedings Paper

Implementation of Kernel P Systems in CUDA for Solving NP-hard Problems

Journal

INTERNATIONAL JOURNAL OF UNCONVENTIONAL COMPUTING
Volume 16, Issue 2-3, Pages 259-278

Publisher

OLD CITY PUBLISHING INC

Keywords

Membrane computing; kernel P systems; NP-hard problems; CUDA

Funding

  1. project of State Grid Corporation of China [521997180016]
  2. Artificial Intelligence Key Laboratory of Sichuan Province [2019RYJ06]
  3. National Natural Science Foundation of China [61972324, 61672437, 61702428]
  4. New Generation Artificial Intelligence Science and Technology Major Project of Sichuan Province [2018GZDZX0043]
  5. Beijing Advanced Innovation Center for Intelligent Robots and Systems [2019IRS14]

Ask authors/readers for more resources

As a newly introduced variant of P systems, kernel P systems combine the features of several kinds of P systems and provide a coherent view on the integration of different P systems into the same formalism. The implementation of kP systems in CUDA for solving various problems, including NP-hard problems, shows an increase in speed of about 5% for the parallel variant compared to the normal CPU implementation.
As a newly introduced variant of P systems, kernel P systems (kP systems) contain the features of several kinds of P systems and can offer a coherent view on the integration of different P systems into the same formalism. Thus, the implementation of kP systems in CUDA for solving various problems, including NP-hard problems is worth discussing. This paper presents an implementation framework of kP systems and its implementation method in CUDA for solving a class of NP-hard problems. Both the framework and the method consider the implementation of the membrane structure, objects and evolution rules of kP systems. The subset sum and satisfiability problems are taken as two examples to show how an implementation that relies in CUDA environment is used for solving NP-hard problems. The implementation of the above mentioned problems shows an increase in speed of about 5% for the parallel variant compared to the normal CPU implementation.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.1
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available