4.6 Article

Spin Readout of a CMOS Quantum Dot by Gate Reflectometry and Spin-Dependent Tunneling

Journal

PRX QUANTUM
Volume 2, Issue 1, Pages -

Publisher

AMER PHYSICAL SOC
DOI: 10.1103/PRXQuantum.2.010353

Keywords

-

Funding

  1. European Union [688539]
  2. UK's Engineering and Physical Sciences Research Council (EPSRC) through the Centre for Doctoral Training in Delivering Quantum Technologies [EP/L015242/1]
  3. Telefonica British-Spanish society scholarship
  4. Royal Society Industry Fellow Programme
  5. UK's Engineering and Physical Sciences Research Council (EPSRC) through the QUES2T [EP/N015118/1]
  6. UK's Engineering and Physical Sciences Research Council (EPSRC) through the Hub in Quantum Computing and Simulation [EP/T001062/1]
  7. EPSRC [EP/N015118/1] Funding Source: UKRI

Ask authors/readers for more resources

Silicon spin qubits show great promise for realizing large-scale quantum processors. This study successfully measured an electron spin in a singly occupied gate-defined quantum dot fabricated using CMOS-compatible processes on a 300-mm wafer. The demonstrated spin-readout method and long lifetimes of the electron spins indicate the potential for qubit devices in scalable architectures.
Silicon spin qubits are promising candidates for realizing large-scale quantum processors, benefitting from a magnetically quiet host material and the prospects of leveraging the mature silicon device fabrication industry. We report the measurement of an electron spin in a singly occupied gate-defined quantum dot, fabricated using CMOS-compatible processes at the 300-mm wafer scale. For readout, we employ spin-dependent tunneling combined with a low-footprint single-lead quantum-dot charge sensor, measured using rf gate reflectometry. We demonstrate spin readout in two devices using this technique, obtaining valley splittings in the range 0.5-0.7 meV using excited-state spectroscopy, and measure a maximum electron-spin relaxation time (T-1) of 9 +/- 3 s at 1 T. These long lifetimes indicate the silicon-nanowire geometry and fabrication processes employed here show a great deal of promise for qubit devices, while the spin-readout method demonstrated here is well suited to a variety of scalable architectures.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available