4.5 Article

Four-Quadrant CMOS Analog Current Multiplier Using Frequency Compensation and 1.5 V Supply

Journal

ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING
Volume 46, Issue 10, Pages 9849-9865

Publisher

SPRINGER HEIDELBERG
DOI: 10.1007/s13369-021-05563-1

Keywords

Analog circuit; CMOS; Squarer; Mirror; Multiplier; Frequency compensation

Ask authors/readers for more resources

This work introduces two new CMOS current mode squarer circuit designs and a four-quadrant multiplier. A resistive compensation scheme is used to improve bandwidth. The experimental results show that the proposed circuits exhibit good performance in terms of bandwidth, power consumption, and linearity error.
This work presents two new CMOS designs of current mode squarer circuits using a 1.5 V supply. The four-quadrant multiplier has also been designed using proposed squarer circuits. To improve bandwidth, the resistive compensation scheme has been exploited. The input and output signals of proposed circuits are of current type and hence exhibit larger dynamic range contrary to voltage mode circuits. Various simulations have been carried out to check performance and validate theoretical analysis. It is observed that range of - 3 dB bandwidth, power consumption and linearity error of the proposed circuits I and II are 542.53 MHz and 1.13 GHz, 0.56 and 0.47 mW and 1.8 and 2%, respectively. In the state of the art, it is noticed that around 10-90% bandwidth is increased while using proposed circuits over most of the conventional circuits. All results are verified using spice tools and 0.18 mu m CMOS technology parameters.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.5
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available