Related references
Note: Only part of the references are listed.Experimental and Numerical Study of 3-D Printed Direct Jet Impingement Cooling for High-Power, Large Die Size Applications
Tiwei Wei et al.
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY (2021)
Area-Efficient Multiplier Designs Using a 3D Nanofabric Process Flow
Edouard Giacomin et al.
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) (2021)
A 176-Stacked 512Gb 3b/Cell 3D-NAND Flash with 10.8Gb/mm2 Density with a Peripheral Circuit Under Cell Array Architecture
Jae-Woo Park et al.
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) (2021)
A 512Gb 3b/Cell 7th-Generation 3D-NAND Flash Memory with 184MB/s Write Throughput and 2.0Gb/s Interface
Jiho Cho et al.
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) (2021)
A 1Tb 3b/Cell 3D-Flash Memory in a 170+Word-Line-Layer Technology
Tsutomu Higuchi et al.
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) (2021)
Layout Considerations of Logic Designs Using an N-layer 3D Nanofabric Process Flow
Edouard Giacomin et al.
2020 IFIP/IEEE 28TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC) (2020)
ELD NiB for microbumps passivation and wirebonding
Jaber Derakhshandeh et al.
2020 IEEE 8TH ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC) (2020)
Extreme Wafer Thinning and nano-TSV processing for 3D Heterogeneous Integration
Anne Jourdain et al.
2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020) (2020)
Wire-Aware Architecture and Dataflow for CNN Accelerators
Sumanth Gudaparthi et al.
MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (2019)
PowerCool: Simulation of Cooling and Powering of 3D MPSoCs with Integrated Flow Cell Arrays
Artem Aleksandrovich Andreev et al.
IEEE TRANSACTIONS ON COMPUTERS (2018)
A 0.3 V 10-bit SAR ADC With First 2-bit Guess in 90-nm CMOS
Jin-Yi Lin et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2017)
Three-dimensional integration of nanotechnologies for computing and data storage on a single chip
Max M. Shulaker et al.
NATURE (2017)
CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories
Rajeev Balasubramonian et al.
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION (2017)
In-Datacenter Performance Analysis of a Tensor Processing Unit
Norman P. Jouppi et al.
44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017) (2017)
Skybridge-3D-CMOS: A Vertically-Composed Fine-Grained 3D CMOS Integrated Circuit Technology
Mingyu Li et al.
2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI) (2016)
An Overview of the Development of a GPU with integrated HBM on Silicon Interposer
Chang-Chi Lee et al.
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) (2016)
Interlayer cooling potential in vertically integrated packages
T. Brunschwiler et al.
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS (2009)
An overview of SuperLU: Algorithms, implementation, and user interface
XYS Li
ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE (2005)
Share Paper
