Related references
Note: Only part of the references are listed.Subthreshold Swing in Silicon Gate-All-Around Nanowire MOSFET at Cryogenic Temperature
Shohei Sekiguchi et al.
2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM) (2021)
Theoretical Limit of Low Temperature Subthreshold Swing in Field-Effect Transistors
Arnout Beckers et al.
IEEE ELECTRON DEVICE LETTERS (2020)
Superior subthreshold characteristics of gate-all-around p-type junctionless poly-Si nanowire transistor with ideal subthreshold slope
Min-Ju Ahn et al.
JAPANESE JOURNAL OF APPLIED PHYSICS (2020)
Characterization and Compact Modeling of Nanometer CMOS Transistors at Deep-Cryogenic Temperatures
Rosario M. Incandela et al.
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2018)
Cryogenic Temperature Characterization of a 28-nm FD-SOI Dedicated Structure for Advanced CMOS and Quantum Technologies Co-Integration
P. Galy et al.
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2018)
Variable-body-factor SOI MOSFET with ultrathin buried oxide for adaptive threshold voltage and leakage control
Tetsu Ohtou et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2008)
Optimum conditions of body effect factor and substrate bias in variable threshold voltage MOSFETs
H Koura et al.
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS (2000)
Share Paper
