Related references
Note: Only part of the references are listed.GAMMA: Automating the HW Mapping of DNN Models on Accelerators via Genetic Algorithm
Sheng-Chun Kao et al.
2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD) (2020)
Hardware/Software Co-Exploration of Neural Architectures
Weiwen Jiang et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2020)
Timeloop: A Systematic Approach to DNN Accelerator Evaluation
Angshuman Parashar et al.
2019 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS) (2019)
Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs
Yannan Nellie Wu et al.
2019 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) (2019)
Cloud-DNN: An Open Framework for Mapping DNN Models to Cloud FPGAs
Yao Chen et al.
PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19) (2019)
Understanding Reuse, Performance, and Hardware Cost of DNN Dataflows: A Data-Centric Approach
Hyoukjun Kwon et al.
MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (2019)
THE ALADDIN APPROACH TO ACCELERATOR DESIGN AND MODELING
Yakun Sophia Shao et al.
IEEE MICRO (2015)
ShiDianNao: Shifting Vision Processing Closer to the Sensor
Zidong Du et al.
2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA) (2015)
Share Paper
