Journal
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING
Volume 10, Issue 1, Pages 404-413Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TETC.2020.3025584
Keywords
Latches; Inverters; Transistors; Reliability engineering; CMOS technology; Integrated circuit reliability; Latch design; fault tolerance; reliable computing; triple-node-upset; quadruple-node-upset
Funding
- National Natural Science Foundation of China [61974001, 61874156, 61674048, 61872001, 61904001, 61834006, 61604001]
- Anhui University Doctor Startup Fund [Y040435009]
- China Scholarship Council
- JSPS [17H01716]
Ask authors/readers for more resources
In this paper, a novel latch design called QNUTL is proposed to tolerate multiple-node upsets, along with a QNUTL-CG latch to reduce power consumption. The simulation results demonstrate the reliability and performance advantages of these latches.
With the rapid advancement of CMOS technologies, nano-scale CMOS latches have become increasingly sensitive to multiple-node upset (MNU) errors caused by radiations. First, this paper proposes a novel latch design, namely QNUTL that can completely tolerate MNUs such as double-node upsets, triple-node upsets (TNUs), and even quadruple-node upsets (QNUs). The latch is mainly constructed from three dual-interlocked-storage-cells (DICEs) and a triple-level soft-error interceptive module (SIM) that consists of six 2-input C-elements. Due to the single-node-upset self-recoverability of DICEs and the soft-error interception of the SIM, the latch can completely tolerate any QNU. Next, by replacing the DICEs in the QNUTL latch by clock-gating (CG) based ones, a QNUTL-CG latch is proposed to significantly reduce power consumption. Simulation results demonstrate the MNU-tolerance of the proposed latches. Moreover, owing to the use of a high-speed transmission path, clock-gating, and a few transistors, the proposed QNUTL-CG latch has low overhead in terms of area, D-Q delay, CLK-Q delay, and setup time, compared with the state-of-the-art TNU-tolerant latch (TNUTL) which is not QNU-tolerant.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available