3.8 Proceedings Paper

ARK: Fully Homomorphic Encryption Accelerator with Runtime Data Generation and Inter-Operation Key Reuse

Publisher

IEEE COMPUTER SOC
DOI: 10.1109/MICRO56248.2022.00086

Keywords

fully homomorphic encryption; domain-specific architecture; algorithm-architecture co-design

Funding

  1. National Research Foundation of Korea (NRF) [2020R1A2C2010601]
  2. Institute of Information & communications Technology Planning & Evaluation (IITP) - Korean government (MSIT) [2020-0-00840, 20210-01343]
  3. IC Design Education Center (IDEC), Korea
  4. National Research Foundation of Korea [2020R1A2C2010601] Funding Source: Korea Institute of Science & Technology Information (KISTI), National Science & Technology Information Service (NTIS)

Ask authors/readers for more resources

In this paper, we propose an accelerator called ARK for FHE, which accelerates the bootstrapping operation through runtime data generation and inter-operation key reuse, enabling practical FHE workloads. This approach reduces the size of the working set, maximizes on-chip memory utilization, and effectively handles the heavy computation and data movement overheads of FHE.
Homomorphic Encryption (HE) is one of the most promising post-quantum cryptographic schemes that enable privacy-preserving computation on servers. However, noise accumulates as we perform operations on HE-encrypted data, restricting the number of possible operations. Fully HE (FHE) removes this restriction by introducing the bootstrapping operation, which refreshes the data; however, FHE schemes are highly memory-bound. Bootstrapping, in particular, requires loading GBs of evaluation keys and plaintexts from off-chip memory, which makes FHE acceleration fundamentally bottlenecked by the off-chip memory bandwidth. In this paper, we propose ARK, an Accelerator for FHE with Runtime data generation and inter-operation Key reuse. ARK enables practical FHE workloads with a novel algorithm-architecture co-design to accelerate bootstrapping. We first eliminate the off-chip memory bandwidth bottleneck through runtime data generation and inter-operation key reuse. This approach enables ARK to fully exploit on-chip memory by substantially reducing the size of the working set. On top of such algorithmic enhancements, we build ARK microarchitecture that minimizes on-chip data movement through an efficient, alternating data distribution policy based on the data access patterns and a streamlined dataflow organization of the tailored functional units-including base conversion, number-theoretic transform, and automorphism units. Overall, our codesign effectively handles the heavy computation and data movement overheads of FHE, drastically reducing the cost of HE operations, including bootstrapping.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

3.8
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available