☆ 3.8 Proceedings Paper

SenTer: A Reconfigurable Processing-in-Sensor Architecture Enabling Efficient Ternary MLP

PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023 (2023)

Related references

Note: Only part of the references are listed.
Article Computer Science, Hardware & Architecture

MR-PIPA: An Integrated Multilevel RRAM (HfOx)-Based Processing-In-Pixel Accelerator

Minhaz Abedin et al.

Summary: This study proposes a pixel-embedded accelerator based on multi-level HfOx RRAM for real-time smart image processing at edge devices. By optimizing the compute pixel and nonvolatile weight storage, it significantly reduces the energy consumption of data conversion and transmission while maintaining accuracy.

IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS (2022)

Add to Collection
Article Engineering, Electrical & Electronic

MACSen: A Processing-In-Sensor Architecture Integrating MAC Operations Into Image Sensor for Ultra-Low-Power BNN-Based Intelligent Visual Perception

Han Xu et al.

Summary: The MACSen architecture proposed a new ultra-low-power processing-in-sensor design that integrates sensing with computing functions and effectively saves data conversion power. Experimental results show that the MACSen prototype achieved high frame rates and energy efficiency, while also significantly saving energy compared to state-of-the-art approaches.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2021)

Add to Collection
Article Engineering, Electrical & Electronic

A 0.5-V Real-Time Computational CMOS Image Sensor With Programmable Kernel for Feature Extraction

Tzu-Hsiang Hsu et al.

Summary: This article introduces a low-power, low-voltage dual-mode 0.5-V computational CMOS image sensor capable of real-time feature extraction without sacrificing frame rate. The sensor, validated to display raw and feature images at 480 frames per second, is applied in real-time edge feature detection and hand gesture recognition scenarios.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2021)

Add to Collection
Article Automation & Control Systems

An On-Chip Binary-Weight Convolution CMOS Image Sensor for Neural Networks

Woo-Tae Kim et al.

Summary: This paper introduces a CMOS image sensor capable of performing binary convolution, which greatly reduces memory usage and computational complexity. The sensor operates in two modes to generate high-quality images efficiently. Experimental evaluations show low read noise and a large dynamic range in the normal operation mode.

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS (2021)

Add to Collection
Article Engineering, Electrical & Electronic

NS-FDN: Near-Sensor Processing Architecture of Feature-Configurable Distributed Network for Beyond-Real-Time Always-on Keyword Spotting

Qin Li et al.

Summary: The proposed feature-configurable distributed network architecture (NS-FDN) optimizes energy consumption, latency, and recognition accuracy for always-on keyword spotting (KWS) applications. By splitting the conventional single network into distributed sub-networks, NS-FDN adapts to changing keyword demands in real scenes, improving recognition accuracy. Using a channel-independent training framework reduces speech feature redundancy, while configuring features reduces computing complexity and enhances processing speed for deeper optimization.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2021)

Add to Collection
Webinars Posters Questions Hubs Funding Journals Papers Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.