Journal
ELECTRONICS
Volume 12, Issue 18, Pages -Publisher
MDPI
DOI: 10.3390/electronics12183986
Keywords
HW/SW co-simulation; QEMU; VHDL; FPGA; SoC
Ask authors/readers for more resources
Hardware/software co-simulation is a technique that helps design and validate digital circuits controlled by embedded processors. This paper presents a simple solution to co-simulate VHDL designs with the controlling firmware, without requiring any changes to the existing code.
Hardware/software co-simulation is a technique that can help design and validate digital circuits controlled by embedded processors. Co-simulation has largely been applied to system-level models, and tools for SystemC or SystemVerilog are readily available, but they are either not compatible or very cumbersome to use with VHDL, the most commonly used language for FPGA design. This paper presents a direct, simple-to-use solution to co-simulate a VHDL design together with the firmware (FW) that controls it. It aims to bring the power of co-simulation to every digital designer, so it uses open-source tools, and the developed code is also open. A small patch applied to the QEMU emulator allows it to communicate with a custom-written VHDL module that exposes a CPU bus to the digital design, controlled by the FW emulated in QEMU. No changes to FW code or VHDL device code are required: with our approach, it is possible to co-simulate the very same code base that would then be implemented into an FPGA, enabling debugging, verification, and tracing capabilities that would not be possible even with the real hardware.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available