4.6 Article

The growth of low-threading-dislocation-density GaAs buffer layers on Si substrates

Journal

JOURNAL OF PHYSICS D-APPLIED PHYSICS
Volume 56, Issue 40, Pages -

Publisher

IOP Publishing Ltd
DOI: 10.1088/1361-6463/ace36d

Keywords

threading dislocation; heteroepitaxy; silicon photonics

Ask authors/readers for more resources

The monolithic integration of III-V optoelectronic devices on the Si platform is becoming popular due to its advantages of low cost, less complexity, and high yield for mass production. This paper investigates different dislocation filter layers (DFLs) for reducing the threading dislocation density (TDD) in GaAs buffer layers on Si substrates. The InAlGaAs asymmetric step-graded buffer layer (ASG) shows the lowest TDD value and surface roughness. Further optimization of the InAlGaAs ASG through thermal cyclic annealing achieves a low surface TDD for a 2 & mu;m GaAs/InAlGaAs ASG buffer layer grown on Si.
Monolithic integration of III-V optoelectronic devices on Si platform is gaining momentum, since it enables advantages of low cost, less complexity and high yield for mass production. With the aim of achieving advances in monolithic integration, the challenges associated with lattice mismatch between III-V layers and Si substrates must be overcome, as a low density of threading dislocations (TDs) is a prerequisite for the robustness of the integrated devices. In this paper, we have investigated and compare different types of dislocation filter layers (DFLs) from InGaAs asymmetric step-graded buffer layer (ASG), InGaAs/GaAs strained-layer superlattices, and quaternary alloy InAlGaAs ASG, on the functionality of reducing TD density (TDD) for GaAs buffer layers on Si. Compared to other DFLs, the sample with InAlGaAs ASG buffer layer shows the lowest average TDD value and roughness, while the decrease of TDD in the sample with InAlGaAs ASG buffer layer can be understood in terms of the hardening agent role of aluminium in the InAlGaAs ASG. By further optimising the InAlGaAs ASG through thermal cyclic annealing, we successfully demonstrate a low surface TDD of 6.3 & PLUSMN; 0.1 x 10(6) cm(-2) for a 2 & mu;m GaAs/InAlGaAs ASG buffer layer grown on Si. These results could provide a thin buffer design for monolithic integration of various III-V devices on Si substrates.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available