Journal
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
Volume 70, Issue 9, Pages 3624-3628Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCSII.2023.3267186
Keywords
Hardware/software co-design; cryptographic SoC; RISC-V; virtual prototyping
Categories
Ask authors/readers for more resources
This paper proposes a virtual prototype with integrated cryptographic accelerators for a cryptographic SoC based on RISC-V, to accelerate the functional and performance simulation of the SoC. The virtual prototype is designed using an efficient HW/SW co-design approach and features flexible interface and core timing model, achieving simulation speeds much faster than RTL simulation.
Embedded hardware accelerator with limited resources is increasingly employed in security areas. To accelerate system-on-chip (SoC) design, an efficient HW/SW co-design approach and validation platform become extremely important. The Electronic System Level Simulator (ESL) based on SystemC is the primary solution for fast hardware modeling and verification. However, most existing simulators cannot achieve a better trade-off between accuracy and performance, and none of the specific ESL simulators are proposed for cryptographic SoCs. To this end, this brief proposes a virtual prototype (VP) with integrated cryptographic accelerators for a cryptographic SoC based on RISC-V to accelerate the functional and performance simulation of the SoC. The VP is designed as an extensible and configurable platform dedicated to cryptographic SoC using an efficient HW/SW co-design approach. To accurately emulate real hardware, the flexible AHB-TLM interface and core timing model are presented. Compared to the RTL simulation, our custom VP performs about 10-450 times faster than the RTL simulation, and the simulation error is only about 4%. Our code is available at https://github.com/LX-IC/VP.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available