4.6 Article

A 0.016mm2 Active Area 4GHz Fully Ring-Oscillator-Based Cascaded Fractional-N PLL With Burst-Mode Sampling

Related references

Note: Only part of the references are listed.
Article Engineering, Electrical & Electronic

Self-Coupling and Mutual Pulling in Phase-Locked Loops

Tsutomu Yoshimura

Summary: This study investigates the influence of coupling of oscillators in phase-locked loops (PLLs). Numerical analyses and experimental verification reveal that coupling using the reference clock causes greater instability and higher noise sensitivity in PLLs compared to self-coupling. Additionally, the phase error of mutual coupling strongly depends on the frequency difference and bandwidth of the PLLs under quasi-synchronous conditions.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2022)

Article Engineering, Electrical & Electronic

A Fully Synthesizable Fractional-N MDLL With Zero-Order Interpolation-Based DTC Nonlinearity Calibration and Two-Step Hybrid Phase Offset Calibration

Bangan Liu et al.

Summary: This paper presents a fully-synthesizable digital-to-time (DTC)-based fractional-N multiplying delay-locked loop (MDLL), featuring analysis and calibration methods for noise, linearity, and phase offsets. The co-design of analog circuits and digital calibrations enables excellent performance, with low jitter and spur. The MDLL achieves impressive RMS jitter, spur performance, and power consumption figures.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2021)

Proceedings Paper Engineering, Electrical & Electronic

A 3.2GHz 405fSrms jitter-237.2dB-FoMJIT ring-based fractional-N synthesizer using two-step quantization noise cancellation and piecewise-linear nonlinearity correction

Ahmed Elmallah et al.

2021 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) (2021)

Proceedings Paper Engineering, Electrical & Electronic

A 32kHz-Reference 2.4GHz Fractional-N Oversampling PLL with 200kHz Loop Bandwidth

Junjun Qiu et al.

2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) (2021)

Article Engineering, Electrical & Electronic

A 1.6-to-3.0-GHz Fractional- ${N}$ MDLL With a Digital-to-Time Converter Range-Reduction Technique Achieving 397-fs Jitter at 2.5-mW Power

Alessio Santiccioli et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2019)

Article Engineering, Electrical & Electronic

A 2.4-GHz RF Fractional-N Synthesizer With BW=0.25 fREF

Long Kong et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2018)

Article Engineering, Electrical & Electronic

A 2.4-GHz 6.4-mW Fractional-N Inductorless RF Synthesizer

Long Kong et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2017)

Article Engineering, Electrical & Electronic

A 14.2 mW 2.55-to-3 GHz Cascaded PLL With Reference Injection and 800 MHz Delta-Sigma Modulator in 0.13 μm CMOS

Dongmin Park et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2012)

Article Engineering, Electrical & Electronic

Techniques for phase noise suppression in recirculating DLLs

S Ye et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2004)