A Low Common-Mode SVPWM for Two-Level Three-Phase Voltage Source Inverters

In order to reduce the common-mode voltage (CMV) generated by the use of space vector pulse width modulation (SVPWM) in two-level three-phase voltage source inverters, a low common-mode SVPWM method is proposed. In this method, the voltage plane is divided into 12 sectors, and on each sector, two non-zero vectors of the same class and one single zero vector are adopted for synthesis. The action time of the zero vector is placed at both ends of each switching cycle, the currents are sampled at the beginning of each switching cycle, and the action time and sequence of vectors on each sector is provided. Simulation and experimental results show that, in the vector control system of a permanent magnet synchronous motor fed by the inverter, compared with the conventional SVPWM, the proposed method reduces the CMV peak-to-valley value by 33.333%, the CMV jump frequency by three times, and the performance of the line voltage and line current. The electromagnetic torque and rotor speed remain good, which has good application value in high-performance drives.

Automated summary

This study proposes a low common-mode SVPWM method to reduce the common-mode voltage generated in two-level three-phase voltage source inverters. Simulation and experimental results demonstrate that the proposed method can effectively reduce the CMV peak-to-valley value and jump frequency, while improving the performance of line voltage and line current.